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Abstract—The three-phase buck rectifier (3ph-BR) is 
suitable for applications where a voltage step down 
function is required. In this paper, an improved 3ph-BR 
topology is proposed to reduce the voltage stress on the 
transistors. The freewheeling diode in the conventional 
topology is split into two diodes in series and the input 
neutral point is connected to the common point of the two 
diodes. With the proposed topology and the 
correspondingly modified modulation scheme, the 
transistors only need to withstand the input phase voltage 
instead of the line-to-line voltage, bringing about the 
significant reduction of voltage stress. The proposed 
topology enables a more cost-efficient and flexible selection 
of the transistors. Experimental results have verified the 
validity of the modified topology and associated modulation 
scheme. 
I. INTRODUCTION 
1The three-phase buck rectifier (3ph-BR), featuring wide 
control range of output voltage, small input filter, and intrinsic 
capability to limit the start-up inrush current, is suitable for 
applications which require a voltage step down function from 
an AC source to a DC output [1]-[3]. The topology has attracted 
a lot of attentions for telecom power supplies and the electric 
vehicle chargers. 
The conventional 3ph-BR topology is shown in Fig. 1, which 
consists of three legs and one freewheeling diode. Each leg 
includes two transistors (MOSFETs or IGBTs) and two diodes 
in series. Alternatively, one transistor and four diodes can be 
used in each leg, forming the topology of three-switch 3ph-BR 
[5]. The modulation and control technique of the 3ph-BR is 
well developed [1]-[2], [7]-[8]. In recent years, researchers 
have tried to improve the practical performance [4]-[5], 
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[9]-[12], especially the efficiency. For example in [4], a 98.8% 
efficient 5-kW 3ph-BR was realized by paralleling devices. 
Accurate expressions for loss calculations are presented in [5], 
which are useful guidelines for hardware design. In [10], a 
prototype using silicon carbide (SiC) devices was designed, 
achieving efficiency higher than 98.5% at 7.5kW. In [11], 
different device combinations were considered to improve the 
efficiency. In [12], a 3ph-BR topology with delta-type input 
connection was explored to reduce the conduction losses. 
The understanding of the efficiency of the 3ph-BR is 
therefore good, yet less attention has been paid to the voltage 
stress on devices. It is generally thought that all the devices 
need to withstand the line-to-line input voltage [5], and the 
voltage rating must be selected accordingly. For a 380V utility 
grid input, the maximum voltage stress is about 540V. 
Considering a typical margin (around 50%), voltage rating of 
devices must be at least 900V or higher. This leads to a problem 
of device selection. Silicon (Si) MOSFETs have good 
performance but their voltage ratings are usually less than 650V 
(except the CoolMos [13]). IGBTs can easily achieve higher 
voltage rating (upwards of 1200V), but their switching 
performance is poorer and devices cannot be paralleled to 
improve efficiency. SiC MOSFETs can reach higher voltage 
rating with superior switching performance, but they are still 
expensive compared with comparable Si devices. This makes 
the conventional topology less attractive compared with its 
competitor: the newly developed SWISS rectifier (SR) 
[14]-[17]. SR could also achieve voltage step down function, 
and the devices also withstand the input-to-line voltages. 
However, the switching frequency of the most devices in SR is 
the input fundamental frequency. Therefore, it is easier and 
more cost-efficient for SR to achieve extreme high efficiency.  
In this paper, a circuit improvement is proposed to reduce the 
voltage stress on transistors in the conventional 3ph-BR 
topology. The modification splits the freewheeling diode into 
two diodes in series and connects the input neutral point to the 
common point of the two diodes. The modulation scheme is 
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Fig. 1 Conventional topology of three-phase buck rectifier 
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modified accordingly, which turns off all the transistors at the 
freewheeling stage. With the proposed topology and its 
modulation scheme, the transistors only need to withstand the 
input phase voltage instead of the line-to-line voltage. For the 
380V input applications, the ideal voltage stress on transistors 
is only 311V. 600V transistors (e.g. Si MOSFETs) are therefore 
sufficient for the proposed topology, enabling a more 
cost-efficient and flexible selection of devices. Besides, the 
control performance remains the same under unity input power 
factor.  
The rest of this paper is organized as follows. Section II 
reviews the conventional 3ph-BR topology and presents the 
voltage stress analysis. Section III introduces the principle of 
the proposed topology. Section IV presents some discussions. 
Experimental verification is provided in Section V and 
conclusion is drawn in Section VI.  
II. CONVENTIONAL 3PH-BR TOPOLOGY 
A. Modulation Scheme 
Several modulation schemes have been developed for the 
3ph-BR topology. Among them, the optimized one presented in 
[7] guarantees minimum switching loss, input and output 
ripples, and thus is adopted by this paper. In this scheme, the 
three-phase input voltages are divided into 12 sectors subject to 
the voltage profile, as shown in Fig. 2. According to the 
topology symmetry, the following analysis is based on the 
assumption that input voltages fall into sector 1. For other 
sectors, the analysis can be carried out similarly.  
In sector 1, the three-phase input voltages are in the sequence 
of uA>0>uB>uC and their absolute values are in the sequence of 
|uA|>|uC|>|uB|. Therefore, the duty cycles for the three-legs are 
calculated as [7]: 
 A d A C d C B C, , 1d K u d K u d d    ， (1) 
where Kd is expressed as: 
  * 2 2 2d L A B C= /K u u u u  ， (2) 
where uL* is the reference value of DC load voltage.  
After the duty cycles are obtained, the gate signals can be 
applied to the transistors according to the switching pattern 
shown in Fig. 3. The two transistors in each leg share the same 
gate signals for simplifying the drive logic without affecting the 
control performance.  
B. Voltage Stress Analysis 
As shown in Fig. 3, the switching pattern is divided into 3 
stages (I, II, III). At each stage, voltage stresses for devices are 
illustrated in Table I, where vSi and vDi (i=1,2, …, 6) represent 
the voltage stresses on the transistors and diodes of each input 
phase leg respectively; vDF represents the voltage stress on the 
freewheeling diode. Voltages uP and uN on the upper and lower 
DC buses, which are referenced to the neutral point O of the 
input filter capacitors, are also listed in Table I to assist the 
analysis. 
Considering the conduction characteristic of all the diodes 
(including the body diodes of the transistors), the voltage stress 
analysis is based on the following rules: 
1) If ux>uP (x=A, B, C), the corresponding transistor on the 
upper arm withstands the voltage stress ux-uP while the diode 
withstands zero voltage stress. Otherwise, the diode withstands 
the voltage stress uP-ux and the transistor withstands zero 
voltage stress. 
2) If ux<uN (x=A, B, C), the corresponding transistor on the 
lower arm withstands the voltage stress uN-ux while the diode 
withstands zero voltage stress. Otherwise, the diode withstands 
the voltage stress ux-uN and the transistor withstands zero 
voltage stress. 
3) The freewheeling diode always withstands the output 
voltage uPN which is equal to uP-uN.  
Table I Voltage stress analysis for the conventional topology in sector I 
 Stage I Stage II Stage III 
uP uA uA uB 
uN uC uB uB 
vS1 0 0 uA-uB 
vS2 0 0 0 
vS3 0 0 0 
vS4 0 0 0 
vS5 0 0 0 
vS6 0 uB-uC uB-uC 
vD1 0 0 0 
vD2 uA-uC uA-uB uA-uB 
vD3 uA-uB uA-uB 0 
vD4 uB-uC 0 0 
vD5 uA-uC uA-uC uB-uC 
vD6 0 0 0 
vDF uA-uC uA-uB 0 
At stage I: according to Fig.3, transistors S1, S2, S5 and S6 are 
in on-state but only S1 and S6 conduct the output current iPN 
because uA>uC. The upper bus voltage uP is equal to uA while 
the lower bus voltage uN is equal to uC. According to the 
analysis rules, no transistors at this stage withstand voltage 
stress because of the input voltage sequence uA>0>uB>uC. 
Voltage stresses are withstood by the diodes.  
At stage II: similarly, S1 and S4 conduct the output current, so 
uP is equal to uA and uN is equal to uB. S6 withstands the voltage 
stress uB-uC which is the minimum value of absolute 
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Fig. 2 Sector division of three-phase input voltages (uA, uB, uC) and the 
maximum voltage stress on transistors in each sector. vStressC and vStressP are for 
the conventional topology and the proposed topology respectively. 
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Fig. 3 Switching pattern of the conventional 3ph-BR topology in sector 1 
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line-to-line input voltages. Other transistors still do not 
withstand voltage stress. 
At stage III: output current flows through the freewheeling 
diode DF. However, because S3 and S4 are still in on-state, the 
bus is clamped to input phase B. Therefore, uP and uN are both 
equal to uB. Transistor S1 withstands the voltage stress uA-uB 
which is the middle value of absolute line-to-line input voltages. 
S6 still withstands the voltage stress uB-uC while other 
transistors withstand zero voltage stress. 
It can be seen from Table I that diodes can withstand the 
maximum line-to-line input voltage. However, transistors only 
need to withstand the middle value of absolute line-to-line input 
voltages, which happens at the freewheeling stage. The 
maximum voltage stress vStressC on transistors of the 
conventional topology in each sector is plotted in Fig. 2. For the 
general 380V input, the maximum value of vStressC is about 
466V, less than the amplitude 537V of input line-to-line 
voltages. Nevertheless, this is only true for the optimized 
switching pattern shown in Fig. 3. If the input phase with 
minimum voltage (e.g. phase C in sector 1) is clamped to the 
DC bus at stage III, the maximum value of vStressC will be 537V. 
That means if the wrong gate signals are applied to transistors 
or gate signals are missing, they could still withstand the 
maximum input line-to-line voltage. Therefore, for reliability, 
the voltage rating of switching devices should be selected based 
on the amplitude of input line-to-line voltage plus additional 
margin, considering the worst case. For the 380V input, 900V 
or 1200V transistors are applicable but not those under 650V. 
III. PROPOSED 3PH-BR TOPOLOGY 
To reduce the voltage stress on transistors, an improved 
topology is proposed, as shown in Fig. 4. Compared with the 
conventional topology, the modification is simple, as only the 
freewheeling diode is split into two diodes (DF1 and DF2) in 
series and the neutral point O of input filter capacitors is 
connected to the common point of DF1 and DF2.  
The principle of the proposed topology to reduce the voltage 
stress on transistors is quite straightforward. According to Fig. 
4, the voltage uP at bus P referenced to point O must be positive, 
and uN at bus N must be negative. Therefore, according to the 
analysis rules 1) and 2) presented in Section II Part B, the 
voltage stress on each transistor must be less than the absolute 
value of phase voltage. It means that the reduction of voltage 
stress is guaranteed by the circuit itself and is not affected by 
the modulation scheme. 
To generate sinusoidal input current and constant output 
voltage, the proposed topology needs to adopt the modified 
switching pattern shown in Fig. 5, which differs from the 
conventional topology at the freewheeling stage where all 
transistors are turned off. The duty cycles for each phase are: 
 A d A C d C B d B, , .d K u d K u d K u    (3) 
It can be seen from (1) and (3) that the duty cycle for phase B is 
changed. 
Table II Voltage stress analysis for the proposed topology in sector I 
 Stage I Stage II Stage III 
uP uA uA 0 
uN uC uB 0 
vS1 0 0 uA 
vS2 0 0 0 
vS3 0 0 0 
vS4 0 0 -uB 
vS5 0 0 0 
vS6 0 uB-uC -uC 
vD1 0 0 0 
vD2 uA-uC uA-uB uA 
vD3 uA-uB uA-uB -uB 
vD4 uB-uC 0 0 
vD5 uA-uC uA-uC -uC 
vD6 0 0 0 
vDF1 uA uA 0 
vDF2 -uC -uB 0 
The detailed voltage stress on each device is listed in Table II, 
where the differences with Table I have been highlighted in 
bold and green. Comparing Table I and Table II, it can be found 
that: 
1) At stage I and II, voltage stresses on transistors and their 
serial diodes remain the same. The voltage stress on the 
freewheeling diode in the conventional topology is distributed 
on the two diodes in the proposed topology, but the total 
voltage stress does not change. Each freewheeling diode 
withstands voltage stress no larger than the phase voltage. 
2) At stage II, the voltage stress on S6 is uB-uC, which is less 
than uA according to the input voltage profile in sector I.  
3) At stage III, the voltage stress distribution is quite different. 
For the proposed topology, each leg has one transistor and 
diode withstanding the corresponding input phase voltage. No 
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Fig. 4 Proposed topology of three-phase buck rectifier 
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Fig. 5 Switching pattern of the proposed 3ph-BR topology in sector 1 
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Fig. 6 Topology of the three-phase four-pole buck rectifier [18] 
IEEE POWER ELECTRONICS REGULAR PAPER 
line-to-line voltage is withstood by any device. In particular, vS1 
and vD2 withstand the voltage stress uA which is the maximum 
input phase voltage. 
To sum up, transistors of the proposed topology only need to 
withstand the input phase voltage instead of the line-to-line 
voltage. The maximum voltage stress vStressP on transistors in 
each sector is also plotted in Fig. 2. For the general 380V input, 
the maximum value of vStressP is only the amplitude of phase 
voltage, which is 311V and thus is much smaller than vStressP. 
More importantly, there are much more types of low-cost 
high-performance transistors (e.g. 600V MOSFETs) that can 
thereby be selected to construct the hardware. 
It can also be found from Table I and II that the proposed 
topology does not change the output voltage uPN which is equal 
to uP-uN, and thus the control performance is not affected. 
Besides, the only function of the additional connection is to 
clamp the voltage on each transistor to less than the input phase 
voltage and there is no current flowing through it to the input 
filter capacitors. Therefore, no common-mode component will 
be imposed on the input voltages. Voltages on the input filter 
capacitors are exactly the same with the conventional topology 
and are also not affected by the additional connection. For both 
the conventional and proposed topologies, the input filter 
capacitors should be selected according to the rated power of 
the converter, so that the voltage ripple on the capacitors would 
not affect the voltage stress significantly. Anyhow, the 
proposed topology always reduces the voltage stress on 
transistors to the input phase voltage, which is the major benefit 
the additional connection brings. 
It should be noted herein that a similar topology, designated 
as the four-pole rectifier as shown in Fig. 6, was proposed two 
decades ago [18]. The same version with thyristors was even 
earlier. In this topology, the neutral point of input filter 
capacitors is connected to the fourth leg composed of controlled 
transistors and diodes. The primary goal of this topology is to 
reduce the input current harmonics and output voltage ripple 
with the multilevel modulation scheme. Although the proposed 
modulation scheme can also be applied to this topology so as to 
reduce the voltage stress on transistors, selection of the 
transistor voltage rating still has to be based on the input 
line-to-line voltages instead of phase voltages in case of 
missing gate signals of the fourth leg. On the contrary, the 
voltage stress reduction in the proposed topology is guaranteed 
by the hardware connection, not affected by the modulation 
scheme. In addition, the primary goal of splitting freewheeling 
diodes is to reduce the voltage stress, not to realize the 
multilevel operation though it does have the capability.  
IV. DISCUSSIONS 
A. Influence on the Input Displacement Angle 
For 3ph-BR, the input filter capacitors consume some 
reactive power, degrading the input power factor. In some cases, 
the 3ph-BR may need to compensate such reactive power. For 
traditional topology, this goal can be realized by applying new 
modulation signals (uA1, uB1, uC1) with a displacement angle i 
referenced to the input voltages (uA, uB, uC), as shown in Fig. 7.  
However, this goal cannot be realized by the proposed 
topology. As shown in Fig. 4, the voltages uP and uN on the 
upper and lower buses of the proposed topology must be 
positive and negative respectively, due to the connection of the 
freewheeling diodes. As a result, the proposed topology must 
impose positive phase voltages on the upper bus and negative 
phase voltages on the lower bus. If the new modulation signals 
are applied to the proposed topology, the converter cannot 
behave as expected in some phase angle range. For the example 
shown in Fig. 7, when the phase angle of the new modulation 
signals fall into the shadowed area in sector 2, the topology will 
try to impose negative voltage uB on the upper bus. However, 
the actual device conducting the DC bus current on the upper 
bus will be DF1, instead of the expected transistor SBP. 
Consequently, distortions will present in the input current of 
phase B. The width of this area is just equal to the displacement 
angle i. 
Therefore, the proposed topology and the modulation 
scheme can only generate high-quality input and output 
currents under zero input displacement angle. However, this 
drawback is minor as the displacement angle is always set to 
zero in practice. According to the study of Prof. Kolar’s group 
from ETH [1], the DC output voltage of the buck rectifier 
satisfies  
  PN N,ll,rms i
3
cos
2
U U   (4) 
where UPN is the average DC output voltage; UN,ll,rms is the 
RMS value of the input line-to-line voltages. It shows that the 
maximum voltage utilization ratio of the converter is 
proportional to the cosine of the displacement angle. To obtain 
wide control range of output voltage, the input displacement 
angle has to be limited to small values [1]. Actually, the input 
displacement angle is always set to zero in practice, which is 
true for both the conventional and proposed topologies. 
Therefore, the aforementioned drawback is acceptable, 
especially considering its advantage of reducing the voltage 
stresses on transistors significantly. In this case, the actual input 
power factor is not exactly unity resulting from the reactive 
power consumed by the filter, but would be quite close to unity 
(usually larger than 0.99) as the input filter should be always 
selected appropriately according to the rated power. 
It should be noted that, the additional displacement angle 
only affect the power quality, but not the maximum voltage 
stress on transistors. It can be known from Section III that the 
maximum voltage stress on transistors will not exceed the 
amplitude of input voltages, which is determined by the 
hardware connection of the devices and is not affected by any 
modulation scheme. 
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Fig. 7 Modulation signals (uA1, uB1, and uC1) with a displacement angle i. The 
shadowed part in sector 2 shows the area that the proposed topology loses 
control. 
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B. Performance under Disturbed Input Voltages 
In practice, the three-phase input voltages may be distorted 
and/or unbalanced due to the nonlinear and unbalanced load in 
the power grid. The practical connection of the input supply and 
the proposed 3ph-BR topology is shown in Fig. 8, where uA', uB', 
and uC' are the real supply voltages and O' is their neutral point. 
In this case, the three-phase voltages uA, uB, and uC on the input 
filter capacitor referenced to their neutral point O are not equal 
to the supply voltages, satisfying 
 
A A OO'
B B OO'
C C OO'
= '
= ' ,
= '
u u u
u u u
u u u



 
 (5) 
where uOO' is the voltage on point O referenced to the supply 
neutral point O'. uOO' represents the common-mode component 
in the three-phase input voltages: 
  OO' A B C' ' ' /3.u u u u    (6) 
With the substitution of (2) into (3), the actual output voltage 
uPN on the DC bus when uA, uB, and uC fall into sector I is 
expressed as: 
   *PN P N A A B B C C L.u u u d u d u d u u       (7) 
Therefore, with the proposed modulation scheme, the actual 
output voltage is always equal to its reference, regardless of the 
common-mode component or the disturbances of distortions 
and unbalance in the actual supply voltages. This can also be 
found from the comparison between the two topologies. The 
output voltages at three stages of the switching pattern are all 
the same in the two topologies. It is well acknowledged that the 
conventional 3ph-BR topology with the appropriate modulation 
scheme has the immunity to input disturbances. Therefore, the 
proposed topology also has this capability.  
According to the presentation in Section III, the transistors 
only need to withstand the phase voltages uA, uB, and uC on the 
filter capacitors rather than the actual supply voltages uA', uB', 
and uC'. This means that the common-mode voltage uOO' does 
not influence the voltages stresses on devices and thus is 
omitted in this paper. The distortions and unbalance in input 
voltages increase the instantaneous value of the capacitor 
voltages and further increase the voltage stress, which should 
be considered in the selection of devices, just the same with the 
conventional topology. Nevertheless, 600V transistors are still 
able to tolerant up to 29% increase from the general 380V (L-L 
RMS) input voltages, with 50% additional margin.  
C. Conduction and Switching Losses 
1) Conduction Loss 
It is clear from the proposed topology that the conduction 
loss is increased since two diodes are on the current path at the 
freewheeling stage. However, the impact is slight as the 
conduction loss of the freewheeling diodes usually accounts for 
a small part of the total losses [5], if the voltage utilization ratio 
is high. Moreover, the freewheeling diodes only need to 
withstand the input phase voltages instead of the line-to-line 
voltages, as illustrated in Table II. Therefore, for the general 
380V input applications, the conventional topology needs to 
adopt 1200V freewheeling diode while the proposed topology 
only needs to adopt 600V freewheeling diodes. Moreover, it is 
possible to use low-cost MOSFETs in parallel to replace the 
freewheeling diodes, so as to reduce the conduction loss. 
2) Switching Loss 
As shown in Fig. 5, the proposed topology with the 
associated modulation scheme requires more switching actions 
during the transition from stage II to stage III. However, the 
total switching loss is actually decreased, benefiting from the 
reduction of voltage stress. 
Table III Transition from stage II to stage III in sector I 
Devices 
Conventional Topology Proposed Topology 
vi  v  vi  v  
S1 (uA-uB)iPN uA-uB uAiPN uA 
S4 0 0 -uBiPN -uB 
S6 0 0 0 -uB 
D2 0 0 0 -uB 
D3 0 uA-uB 0 uA 
D5 0 uA-uB 0 uA 
DF (uA-uB)iPN uA-uB --- ---- 
DF1 --- --- uAiPN uA 
DF2 --- --- -uBiPN -uB 
Total 2(uA-uB)iPN 4(uA-uB) 2(uA-uB)iPN 4(uA-uB) 
According to [19], the switching loss psw for one device is 
mainly composed of two parts. The first part is caused by the 
cross-over of the voltage stress and the current stress. The 
second part is the loss caused by charging and discharging the 
output capacitance. Generally, psw can be expressed as 
  
2
sw 1 2 ,p k vi k v    (8) 
where v  and i are the average voltage stress and conducted 
current during the transition; v is the absolute change of the 
voltage stresses between two states. 
By comparing Table I and Table II, it can be found that the 
voltage stress and the conducted current during the transition 
from stage I to stage II are all the same for the topologies, but 
are different during the transition from stage II to stage III. The 
differences are listed in Table III. At stage II, devices S1, D1, S4, 
and D4 conduct current. At stage III, the freewheeling diodes 
conduct current. Therefore, only these devices generate the 
cross-over switching loss. It can be seen from Table III that the 
two topologies generate the same total of vi . As a result, for the 
first part in (8), the two topologies are the same. It can also be 
seen that the sum of v are the same for the two topologies. 
However, as the second part in (8) is proportional to the square 
of v, the proposed topology generates smaller loss related to 
this part, according to the Cauchy–Schwarz inequality. In 
addition, it can also be known that the switching loss 
distribution in the proposed topology is more balanced, since 
more devices share the switching loss. 
To sum up, the conduction loss in the proposed topology is 
slightly increased, but it is compromised by the decreased 
switching loss, if the same devices are adopted. However, the 
proposed topology enables the adoption of low-cost 
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Fig. 8 Connection of the practical supply and the proposed 3ph-BR 
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high-performance devices, so as to reduce both the conduction 
and switching losses. Therefore, it is easier and more 
cost-efficient to achieve higher efficiency, especially for 
applications requiring high switching frequency.  
D. Extension to Other 3ph-BR Topologies 
 The proposed modification can be easily extended to the 
three-switch 3ph-BR topology and the one with delta input 
connection presented in [12]. The improved topologies are 
shown in Fig. 9, of which the freewheeling diode is split into 
two diodes in series and the neutral point of input filter 
capacitors is connected to the common point of the two diodes. 
The modulation scheme needs to be modified accordingly. 
With the modification, transistors in these topologies also 
withstand the input phase voltages instead of the line-to-line 
voltages, reducing the voltage stress significantly. 600V 
transistors are also sufficient for these improved topologies to 
work under the general 380V input. 
The topologies discussed in this paper are all unidirectional. 
If bidirectional power flow is required, the diodes in these 
topologies can be replaced with transistors with the same 
voltage rating, while the proposed improvement is still 
applicable to the transistors on the forward current path. 
V. EXPERIMENTAL VERIFICATION 
A. Experimental Prototype 
 In order to verify the effectiveness of the proposed topology, 
a prototype is constructed, which is presented in Fig. 10. The 
prototype parameters are listed in Table IV. In particular, the 
transistors used are MOSFETs with rated voltage of 600V. The 
two freewheeling diodes are also rated at 600V. As all the 
devices has high switching performance, the sampling 
frequency is set 60 kHz, and thus a small input filter is adequate 
to attenuate the high frequency harmonics. A passive resistor of 
41.6  serves as the load. 
 
 
Table IV  Prototype Parameters 
Term Specification 
Diodes Di On Semi, RHRG30120, 1200V, 30A 
MOSFETs Si Rohm, R6030ENZ1C9, 600V, 130m 
Diodes DF1, DF2 Vishay, VS-EPU3006-N3, 600V, 30A 
Sampling Frequency fs 60 kHz 
Input Filter Inductor Li 100 H 
Input Filter Capacitor Ci 5 F 
Filter Damping Resistor Rd 51  
Output Filter Inductor Lo 330 H 
Output Filter Capacitor Co 100 F 
Load Resistor RL 41.6  
B. Case I: Comparison with Conventional Topology 
The proposed topology is firstly evaluated under sinusoidal 
and balanced input voltages of 380V/50Hz (line-to-line RMS). 
The output voltage reference is 400V. The experimental result 
is shown in Fig. 11(a), which proves that the proposed topology 
can obtain sinusoidal input current and constant output voltage. 
The waveform of the voltage stress vS1 on the transistor S1 
shows that it only need to withstand the input phase voltage 
instead of the line-to-line voltage. Even if the non-ideal 
switching behavior of power devices increases the voltage 
stress a bit, no voltage stress on S1 larger than 450V is observed 
in experiments. Therefore, 600V transistors are sufficient for 
the proposed topology to work reliably under the general 
380V/50Hz input. 
On the same prototype, the conventional topology is also 
evaluated comparatively. In this case, the input neutral point is 
disconnected from the freewheeling diodes. For safety issue, 
three-phase input voltages are reduced by half to 190V and the 
output voltage reference is reduced to 200V accordingly. The 
experimental result is shown in Fig. 11(b). It is found that the 
maximum value of voltage stress on transistor S1 is about 290V. 
It can be deduced that the voltage stress will increase to over 
580V with 380V input. Therefore, 900V or 1200V transistors 
are necessary for the conventional topology with 380V input 
and 600V ones are not applicable. 
The efficiencies of the two topologies under different input 
voltages and output voltages are shown in Fig. 12. For fare 
comparison, the efficiencies are firstly measured under 190V 
input voltage. It can be seen that the efficiencies of the two 
topologies are quite close in this case. For the proposed 
topology working under 380V input, the converter efficiency is 
improved when the output voltage increases. The maximum 
efficiency is about 98.1%. It should be noted that the primary 
goal of this prototype is to verify the principle of the proposed 
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uA uB uC
uL
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Fig. 9 Extensions of the proposed improvement to other three-phase buck 
topologies: (a) the improved three-switch 3ph-BR topology; (b) the improved 
3ph-BR topology with delta input connection.  
 
Fig. 10 Experimental prototype of the proposed three-phase buck rectifier 
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topology. The converter efficiency can be further improved by 
the optimized design with high-performance devices. 
C. Case II: Performance under Disturbed Supply Voltages 
 In this case, the proposed topology is evaluated under input 
voltage disturbances. The three-phase supply voltages are set 
unbalanced, of which the RMS values are 240V, 220V, and 
200V separately. Each phase voltage contains 5% 5th and 5% 
7th harmonics. In addition, common-mode voltage of 100V is 
injected to the supply voltages. The waveforms of the 
three-phase supply voltages are shown in Fig. 13(a). It can be 
found that the supply voltages are highly disturbed with large 
DC bias. 
Although the voltage disturbance causes distorted input 
current as presented in Fig. 13(a), the load voltage keeps 
constant as shown in Fig. 13(b). Besides, the transistor only 
needs to withstand the phase voltage on the input filter 
capacitor, rather than the real supply phase voltage. The 
common-mode voltage does not affect the voltage stress. 
Although the voltage distortions and unbalance increase the 
instantaneous amplitude of the input phase voltages, the 
adopted 600V devices could still work reliably in this case. 
 Fig. 11, Fig.12 and Fig. 13 under various working 
conditions also prove that the prototype works safely without 
being damaged by any overvoltage transient. Therefore, the 
additional connection is sufficiently robust to reduce the 
voltage stress on transistors. 
 
VI. CONCLUSION  
It was widely taken for granted that the voltage rating of all 
the devices in the three-phase buck rectifier should be selected 
based on the amplitude of input line-to-line voltages. This 
makes the conventional topology less competitive than other 
solutions in terms of performance and cost. As demonstrated in 
this paper, the transistors only need to withstand the input phase 
voltage, only if the hardware connection is modified slightly. 
600V transistors, instead of 900V or 1200V ones required by 
conventional topology, are sufficient for the proposed topology 
to work under the general 380V (line-to-line RMS voltage) 
input with almost 100% safety margin. Therefore, the proposed 
topology is a very competitive solution to other topologies. 
To generate high-quality input and output power, the 
proposed topology needs to adopt the modified modulation 
scheme. A drawback of the proposed topology with this scheme 
is that it has to work under zero input displacement angle, 
otherwise the input currents may be distorted. Nevertheless, 
such drawback is minor, as zero input displacement angle is the 
common operation mode of the three-phase buck rectifier. 
 In the future, paralleling low-cost MOSFETs to explore the 
extreme efficiency of the proposed topology will be an 
interesting topic.  
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Fig. 12 Efficiency comparison for the conventional and proposed topologies. 
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Fig. 13 Experimental results in Case II: (a) the three-phase supply voltages uA', 
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